



High-end Power Semiconductor Manufacturer

KP1900A 7600V-8000V Phase Control Thyristor

- High power cycling capability
- Low on-state and switching losses
- Designed for traction and industrial applications



Mean on-state current	I _{TAV}	1900 A			
Repetitive peak off-state voltage	V _{DRM}	7600 -8000 V			
Repetitive peak reverse voltage	V _{RRM}				
Turn-off time	t _q	800 µs			
V _{DRM} , V _{RRM} , V	7600	7700	7800	7900	8000
Voltage code	76	77	78	79	80
T _j , °C			-40 - 115		

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions	
ON-STATE					
I _{TAV}	Mean on-state current	A	1900	T _c =70 °C; 180° half-sine wave;	
I _{TRMS}	RMS on-state current	A	2983	T _c =70 °C	
I _{TSM}	Surge on-state current	kA	35.0	T _j =T _{j max}	180° half-sine wave; (t _p =10 ms); V _R =0 V;
I ² t	Safety factor	A ² s·10 ⁴	613		180° sine wave; (t _p =10 ms);
BLOCKING					
V _{DRM} , V _{RRM}	Repetitive peak off-state and Repetitive peak reverse voltages	V	7600-8000	T _{j min} < T _j <T _{j max} ; 180° half-sine wave; 50 Hz; Gate open	
V _{DSM} , V _{RSM}	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	8100-8500	T _{vj} = 25, 115 ° C; I _{DRM} , I _{RRM} ≤600 mA; V _{DM} = V _{DRM} ; V _{RM} = V _{RRM} ; t _p = 10 ms; Gate open	


TRIGGERING				
I_{FGM}	Peak forward gate current	A	4	
V_{RGM}	Peak reverse gate voltage	V	5	
P_G	Gate power dissipation	W	20	
SWITCHING				
$(di_T/dt)_{crit}$	Critical rate of rise of on-state current non-repetitive	A/ μ s	200	$T_{vj} = 115^\circ\text{C}; V_{DM} = 0.67 V_{DRM}; f = 50 \text{ Hz}; I_{TM} = 3000 \text{ A}; I_{FG} = 2 \text{ A}; t_r = 0.5 \mu\text{s}$
THERMAL				
T_{stg}	Storage temperature	°C	-40-140	
T_j	Operating junction temperature	°C	-40-115	
MECHANICAL				
F	Mounting force	kN	90.0	

CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions
ON-STATE				
V_{TM}	Peak on-state voltage, max	V	2.88	$T_j = 115^\circ\text{C}; I_{TM} = 3000 \text{ A}$
$V_{T(TO)}$	On-state threshold voltage, max	V	1.32	$T_j = T_{j \max}$
r_T	On-state slope resistance, max	$\text{m}\Omega$	0.520	
I_L	Latching current, max	mA	1000	$T_j = 25^\circ\text{C}$
I_H	Holding current, max	mA	200	$T_j = 25^\circ\text{C}$
BLOCKING				
I_{DRM}, I_{RRM}	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	600	$T_j = 25^\circ\text{C}, 115^\circ\text{C}; V_{DRM}/V_{RRM}; \text{Gate open}$
$(dv_D/dt)_{crit}$	Critical rate of rise of off-state voltage ¹⁾ , min	V/ μ s	2000	$T_j = T_{j \max}; V_D = 0.67 V_{DRM}; \text{Gate open}$
TRIGGERING				
V_{GT}	Gate trigger direct voltage, max	V	3.00	$T_j = 25^\circ\text{C}$
I_{GT}	Gate trigger direct current, max	mA	300	$T_j = 25^\circ\text{C}$
V_{GD}	Gate non-trigger direct voltage, min	V	0.30	$T_j = T_{j \max}; V_D = 0.4 V_{DRM};$
SWITCHING				
t_q	Turn-off time ²⁾ , max	μ s	800	$T_{vj} = 115^\circ\text{C}; V_{DM} = 0.67 V_{DRM}; I_T = 2000 \text{ A}; dv/dt = 20 \text{ V}/\mu\text{s}; V_R = 200 \text{ V}; -di/dt = 1.5 \text{ A}/\mu\text{s}$
Q_{rr}	Total recovered charge, max	μC	4500	$T_{vj} = 115^\circ\text{C}; -di/dt = 1.5 \text{ A}/\mu\text{s}; I_T = 2000 \text{ A}; V_R = 200 \text{ V}$
I_{rrM}	Peak reverse recovery current, max	mA	600	$T_{vj} = 25^\circ\text{C}, 115^\circ\text{C}; V_{DRM}/V_{RRM}; \text{Gate open}$

THERMAL

R_{thjc}	Thermal resistance, junction to case, max	°C/W	0.0057	Direct current
R_{thck}	Thermal resistance, case to heatsink, max	°C/W	0.0015	Direct current
MECHANICAL				
W	Weight, typ	g	2500	

OVERALL DIMENSIONS

KT110DT

All dimensions in millimeters




图1. 通态伏安特性曲线




图2. 瞬态热阻抗曲线




图3. 最大功耗与通态平均电流的关系曲线




图4. 管壳温度与通态平均电流的关系曲线




图5. 最大通态功耗与通态平均电流的关系曲线




图6. 管壳温度与通态平均电流的关系曲线




图7. 通态浪涌电流与周波数的关系曲线




图8. I^2t 特性曲线




图9. 门极触发特性曲线




图10. 不同结温下的门极触发区

A为可靠触发区，
B为不可靠触发区。
C为建议采用的门极负载线。

A is Recommended Triggering Area.
B is Unreliable Triggering Area.
C is Recommended Gate Load Line.