



High-end Power Semiconductor Manufacturer

KP2000A 4600V-6500V

Phase Control Thyristor

- High power cycling capability
- Low on-state and switching losses
- Designed for traction and industrial applications



Mean on-state current					I_{TAV}		2000 A					
Repetitive peak off-state voltage					V_{DRM}		4600 – 6500 V					
Repetitive peak reverse voltage					V_{RRM}							
Turn-off time					t_q		800 μ s					
V_{DRM}, V_{RRM}, V	4600	4800	5000	5200	5400	5600	5800	6000	6200	6400	6500	
Voltage code	46	48	50	52	54	56	58	60	62	64	65	
$T_j, ^\circ C$	– 60 – 125											

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters			Units	Values	Test conditions
ON-STATE					
I_{TAV}	Mean on-state current	A	2000	$T_c= 85^\circ C$, Double side cooled 180° half-sine wave; 50 Hz	
I_{TRMS}	RMS on-state current	A	3140	$T_c= 85^\circ C$, Double side cooled 180° half-sine wave; 50 Hz	
I_{TSM}	Surge on-state current	kA	45.0	$T_j=T_{j \max}$	180° half-sine wave; 50 Hz ($t_p=10$ ms); single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=2$ A; $t_{GP}=50$ μ s; $dI/dt \geq 1$ A/ μ s
			52.0	$T_j=25^\circ C$	180° half-sine wave; 60 Hz ($t_p=8.3$ ms); single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=2$ A; $t_{GP}=50$ μ s; $dI/dt \geq 1$ A/ μ s
I^2t	Safety factor	$A^2s \cdot 10^3$	10125	$T_j=T_{j \max}$	180° half-sine wave; 50 Hz ($t_p=10$ ms); single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=2$ A; $t_{GP}=50$ μ s; $dI/dt \geq 1$ A/ μ s
			13520	$T_j=25^\circ C$	180° half-sine wave; 60 Hz ($t_p=8.3$ ms); single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=2$ A; $t_{GP}=50$ μ s; $dI/dt \geq 1$ A/ μ s
			9560	$T_j=T_{j \max}$	180° half-sine wave; 60 Hz ($t_p=8.3$ ms); single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=2$ A; $t_{GP}=50$ μ s; $dI/dt \geq 1$ A/ μ s
			12550	$T_j=25^\circ C$	180° half-sine wave; 60 Hz ($t_p=8.3$ ms); single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=2$ A; $t_{GP}=50$ μ s; $dI/dt \geq 1$ A/ μ s
BLOCKING					
V_{DRM}, V_{RRM}	Repetitive peak off-state and Repetitive peak reverse voltages	V	4600-6500	$T_{j \min} < T_j < T_{j \max}$; 180° half-sine wave; 50 Hz; Gate open	
V_{DSM}, V_{RSM}	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	4700–6600	$T_{j \min} < T_j < T_{j \max}$; 180° half-sine wave; 50 Hz; single pulse; Gate open	
V_D, V_R	Direct off-state and Direct reverse voltages	V	$0.75 \cdot V_{DRM}$ $0.75 \cdot V_{RRM}$	$T_j=T_{j \max}$; Gate open	


TRIGGERING				
I _{FGM}	Peak forward gate current	A	12	
V _{RGM}	Peak reverse gate voltage	V	5	T _j =T _j max
P _G	Gate power dissipation	W	5	T _j =T _j max for DC gate current
SWITCHING				
(di _T /dt) _{crit}	Critical rate of rise of on-state current non-repetitive (f=1 Hz)	A/μs	1000	T _j =T _j max; V _D =0.67·V _{DRM} ; I _{TM} =2 I _{TAV} ; Gate pulse: I _G =2 A; t _{GP} =50 μs; di _G /dt≥1 A/μs
THERMAL				
T _{stg}	Storage temperature	°C	-60 – 125	
T _j	Operating junction temperature	°C	-60 – 125	
MECHANICAL				
F	Mounting force	kN	70.0 – 90.0	
a	Acceleration	m/s ²	50 100	Device unclamped Device clamped

CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions		
ON-STATE						
V _{TM}	Peak on-state voltage, max	V	2.80	T _j =25 °C; I _{TM} =6300 A		
V _{T(TO)}	On-state threshold voltage, max	V	1.20	T _j =T _j max;		
r _T	On-state slope resistance, max	mΩ	0.330	0.5 π I _{TAV} < I _T < 1.5 π I _{TAV}		
I _L	Latching current, max	mA	1500	T _j =25 °C; V _D =12 V; Gate pulse: I _G =2 A; t _{GP} =50 μs; di _G /dt≥1 A/μs		
I _H	Holding current, max	mA	300	T _j =25 °C; V _D =12 V; Gate open		
BLOCKING						
I _{DRM} , I _{RRM}	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	300	T _j =T _j max; V _D =V _{DRM} ; V _R =V _{RRM}		
(dv _D /dt) _{crit}	Critical rate of rise of off-state voltage ¹⁾ , min	V/μs	1000	T _j =T _j max; V _D =0.67·V _{DRM} ; Gate open		
TRIGGERING						
V _{GT}	Gate trigger direct voltage, max	V	3.00 2.00	T _j =25 °C T _j = T _j max	V _D =12 V; I _D =3 A; Direct gate current	
I _{GT}	Gate trigger direct current, max	mA	300 200	T _j = 25 °C T _j = T _j max		
V _{GD}	Gate non-trigger direct voltage, min	V	0.35	T _j =T _j max; V _D =0.67·V _{DRM} ;		
I _{GD}	Gate non-trigger direct current, min	mA	15.00	Direct gate current		
SWITCHING						
t _{gd}	Delay time	μs	4.00	T _j =25 °C; V _D =0.4·V _{DRM} ; I _{TM} =2000 A; Gate pulse: I _G =2 A; t _{GP} =50 μs; di _G /dt≥1 A/μs		
t _q	Turn-off time ²⁾ , max	μs	800	dv _D /dt=50 V/μs; T _j =T _j max; I _{TM} =2000 A; di _R /dt=-10 A/μs; V _R =100 V; V _D =0.67 V _{DRM} ;		

THERMAL					
R_{thjc}	Thermal resistance, junction to case, max	$^{\circ}\text{C}/\text{W}$	0.0057	Direct current	Double side cooled
R_{thjc-A}			0.0125		Anode side cooled
R_{thjc-K}			0.0103		Cathode side cooled
R_{thck}	Thermal resistance, case to heatsink, max	$^{\circ}\text{C}/\text{W}$	0.0010	Direct current	
MECHANICAL					
W	Weight, typ	g	2700		
D_s	Surface creepage distance	mm (inch)	62.09 (2.444)		
D_a	Air strike distance	mm (inch)	23.40 (0.921)		

OVERALL DIMENSIONS



KT110DT

All dimensions in millimeters