



High-end Power Semiconductor Manufacturer

KP160A 3500V-4400V Phase Control Thyristor

- High power cycling capability
- Low on-state and switching losses
- Designed for traction and industrial applications



Mean on-state current	I _{TAV}	160 A		
Repetitive peak off-state voltage	V _{DRM}	3500 – 4400 V		
Repetitive peak reverse voltage	V _{RRM}			
Turn-off time	t _q	500, 630, 800 µs		
V _{DRM} , V _{RRM} , V	3500	4000	4200	4400
Voltage code	35	40	42	44
T _j , °C		-60 – 125		


MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions	
ON-STATE					
I _{TAV}	Mean on-state current	A	160	T _c =85 °C, Double side cooled 180° half-sine wave; 50 Hz	
I _{TRMS}	RMS on-state current	A	251.2	T _c =85 °C, Double side cooled 180° half-sine wave; 50 Hz	
I _{TSM}	Surge on-state current	kA	3.5	T _j =T _j max T _j =25 °C	180° half-sine wave; t _p =10 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 µs; di _G /dt≥1 A/µs
			4.0	T _j =T _j max T _j =25 °C	180° half-sine wave; t _p =8.3 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 µs; di _G /dt≥1 A/µs
I ² t	Safety factor	A ² s·10 ³	60	T _j =T _j max T _j =25 °C	180° half-sine wave; t _p =10 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 µs; di _G /dt≥1 A/µs
			80	T _j =T _j max T _j =25 °C	180° half-sine wave; t _p =8.3 ms; single pulse; V _D =V _R =0 V; Gate pulse: I _G =2 A; t _{GP} =50 µs; di _G /dt≥1 A/µs
BLOCKING					
V _{DRM} , V _{RRM}	Repetitive peak off-state and Repetitive peak reverse voltages	V	3500–4400	T _{j min} < T _j <T _{j max} ; 180° half-sine wave; 50 Hz; Gate open	
V _{DSM} , V _{RSM}	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	3600–4500	T _{j min} < T _j <T _{j max} ; 180° half-sine wave; single pulse; Gate open	
V _D , V _R	Direct off-state and Direct reverse voltages	V	0.6V _{DRM} 0.6V _{RRM}	T _j =T _j max; Gate open	

TRIGGERING				
I_{FGM}	Peak forward gate current	A	6	$T_j=T_{j \max}$
V_{RGM}	Peak reverse gate voltage	V	5	
P_G	Gate power dissipation	W	3	$T_j=T_{j \max}$ for DC gate current
SWITCHING				
$(di_T/dt)_{crit}$	Critical rate of rise of on-state current non-repetitive ($f=1$ Hz)	$A/\mu s$	400	$T_j=T_{j \max}; V_D=0.67V_{DRM}; I_{TM}=500 A;$ Gate pulse: $I_G=2 A$; $t_{GP}=50 \mu s$; $di_G/dt \geq 2 A/\mu s$
THERMAL				
T_{stg}	Storage temperature	$^{\circ}C$	-60–50	
T_j	Operating junction temperature	$^{\circ}C$	-60–125	
MECHANICAL				
F	Mounting force	kN	9.0–11.0	
a	Acceleration	m/s^2	50	Device clamped
CHARACTERISTICS				
Symbols and parameters		Units	Values	Conditions
ON-STATE				
V_{TM}	Peak on-state voltage, max	V	2.35	$T_j=25 ^{\circ}C; I_{TM}=502 A$
$V_{T(TO)}$	On-state threshold voltage, max	V	1.647	$T_j=T_{j \max}$
r_T	On-state slope resistance, max	$m\Omega$	2.612	$0.5 \pi I_{TAV} < I_T < 1.5 \pi I_{TAV}$
I_L	Latching current, max	mA	700	$T_j=25 ^{\circ}C; V_D=12 V$; Gate pulse: $I_G=2 A$; $t_{GP}=50 \mu s$; $di_G/dt \geq 1 A/\mu s$
I_H	Holding current, max	mA	300	$T_j=25 ^{\circ}C$; $V_D=12 V$; Gate open
BLOCKING				
I_{DRM}, I_{RRM}	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	70	$T_j=T_{j \max}$; $V_D=V_{DRM}$; $V_R=V_{RRM}$
$(dv_D/dt)_{crit}$	Critical rate of rise of off-state voltage ¹⁾ , min	$V/\mu s$	200, 320, 500, 1000, 1600, 2000, 2500	$T_j=T_{j \max}$; $V_D=0.67V_{DRM}$; Gate open
TRIGGERING				
V_{GT}	Gate trigger direct voltage, max	V	2.50 1.50	$T_j=25 ^{\circ}C$ $T_j=T_{j \max}$
I_{GT}	Gate trigger direct current, max	mA	250 150	$T_j=25 ^{\circ}C$ $T_j=T_{j \max}$
V_{GD}	Gate non-trigger direct voltage, min	V	0.55	$T_j=T_{j \max}$; $V_D=0.67V_{DRM}$;
I_{GD}	Gate non-trigger direct current, min	mA	35.00	Direct gate current
SWITCHING				
t_{gd}	Delay time, max	μs	3.10	$T_j=25 ^{\circ}C; V_D=1500 V$; $I_{TM}=I_{TAV}$; $di/dt=200 A/\mu s$;
t_{gt}	Turn-on time, max	μs	25.0	Gate pulse: $I_G=2 A$; $V_G=20 V$; $t_{GP}=50 \mu s$; $di_G/dt=2 A/\mu s$
t_q	Turn-off time ²⁾ , max	μs	500, 630, 800	$dv_D/dt=50 V/\mu s$; $T_j=T_{j \max}$; $I_{TM}=I_{TAV}$; $di_R/dt=-5 A/\mu s$; $V_R=100 V$; $V_D=0.67V_{DRM}$
Q_{rr}	Total recovered charge, max	μC	1200	$T_j=T_{j \max}$; $I_{TM}=160 A$;
t_{rr}	Reverse recovery time, max	μs	30	$di_R/dt=-5 A/\mu s$;
I_{rrM}	Peak reverse recovery current, max	A	80	$V_R=100 V$

THERMAL					
R_{thjc}	Thermal resistance, junction to case, max	$^{\circ}\text{C}/\text{W}$	0.040	Direct current	Double side cooled
R_{thjc-A}			0.088		Anode side cooled
R_{thjc-K}			0.072		Cathode side cooled
R_{thck}	Thermal resistance, case to heatsink, max	$^{\circ}\text{C}/\text{W}$	0.008	Direct current	
MECHANICAL					
W	Weight, max	g	180		
D_s	Surface creepage distance	mm (inch)	19.44 (0.765)		
D_a	Air strike distance	mm (inch)	12.10 (0.476)		

OVERALL DIMENSIONS



KT40

All dimensions in millimeters




Fig 1 – On-state characteristics of Limit device

Analytical function for On-state characteristic:

$$V_T = A + B \cdot i_T + C \cdot \ln(i_T + 1) + D \cdot \sqrt{i_T}$$

	Coefficients for max curves	
	T _j = 25°C	T _j = T _{j,max}
A	1.2395302	1.5039434
B	0.0015926	0.0024269
C	0.0016184	0.0050187
D	0.0042040	0.0067078

On-state characteristic model (see Fig. 1)




Fig 2 – Transient thermal impedance Z_{thjc} vs. time t

Analytical function for Transient thermal impedance junction to case Z_{thjc} for DC:

$$Z_{thjc} = \sum_{i=1}^n R_i \left(1 - e^{-\frac{t}{\tau_i}} \right)$$

Where $i = 1$ to n , n is the number of terms in the series.

t = Duration of heating pulse in seconds.

Z_{thjc} = Thermal resistance at time t .

R_i = Amplitude of p_{th} term.

τ_i = Time constant of r_{th} term.

DC Double side cooled

i	1	2	3	4	5	6
R_i , K/W	0.01423	0.01906	0.003576	0.002535	-4.666e-005	0.0006479
τ_i , s	0.265	0.05901	0.03499	0.001252	0.000001	0.0002488

DC Anode side cooled

i	1	2	3	4	5	6
R_i , K/W	0.04804	0.001789	0.01342	0.02147	0.001374	0.001945
τ_i , s	2.651	0.4195	0.2622	0.05451	0.002585	0.0005847

DC Cathode side cooled

i	1	2	3	4	5	6
R_i , K/W	0.03216	0.01306	0.002934	0.02064	0.001493	0.001786
τ_i , s	2.647	0.2831	0.1455	0.05284	0.002255	0.0005519

Transient thermal impedance junction to case Z_{thjc} model (see Fig. 2)




Fig 3 – Maximum recovered charge Q_{rr-i} (integral) vs. commutation rate di_R/dt




Fig 4 – Maximum recovered charge Q_{rr} vs. commutation rate di_R/dt (25% chord)




Fig 5 – Maximum reverse recovery current I_{rrM} vs. commutation rate di_r/dt




Fig 6 – Maximum recovery time t_{rr} vs. commutation rate di_r/dt (25% chord)




Fig. 7 - Mean on-state power dissipation P_{TAV} vs. mean on-state current I_{TAV} for sinusoidal current waveforms at different conduction angles (f=50Hz, DSC)




Fig. 8 – Mean on-state power dissipation P_{TAV} vs. mean on-state current I_{TAV} for rectangular current waveforms at different conduction angles and for DC (f=50Hz, DSC)




Fig. 9 – Mean on-state current I_{TAV} vs. case temperature T_c for sinusoidal current waveforms at different conduction angles (f=50Hz, DSC)




Fig. 10 - Mean on-state current I_{TAV} vs. case temperature T_c for rectangular current waveforms at different conduction angles and for DC (f=50Hz, DSC)




Fig. 11 – Maximum surge on-state current I_{TSM} and safety factor I^2t vs. pulse length t_p




Fig. 12 - Maximum surge on-state current I_{TSM} vs. number of pulses n_p