



High-end Power Semiconductor Manufacturer

KP250A 4600V-6500V

Phase Control Thyristor

- High power cycling capability
- Low on-state and switching losses
- Designed for traction and industrial applications



Mean on-state current	I _{TAV}					250 A						
Repetitive peak off-state voltage	V _{DRM}					4600 – 6500 V						
Repetitive peak reverse voltage	V _{RRM}											
Turn-off time	t _q					630 μs						
V _{DRM} , V _{RRM} , V	4600	4800	5000	5200	5400	5600	5800	6000	6200	6400	6500	
Voltage code	46	48	50	52	54	56	58	60	62	64	65	
T _j , °C	-60 – 125											

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions	
ON-STATE					
I_{TAV}	Mean on-state current	A	250	$T_c=85\text{ }^{\circ}\text{C}$; Double side cooled; 180° half-sine wave; 50 Hz	
I_{TRMS}	RMS on-state current	A	392.5	$T_c=85\text{ }^{\circ}\text{C}$; Double side cooled; 180° half-sine wave; 50 Hz	
I_{TSM}	Surge on-state current	kA	4.5 5.0	$T_j=T_{j\max}$ $T_j=25\text{ }^{\circ}\text{C}$	180° half-sine wave; 50 Hz ($t_p=10\text{ ms}$); single pulse; $V_D=V_R=0\text{ V}$; Gate pulse: $I_G=2\text{ A}$; $t_{GP}=50\text{ }\mu\text{s}$; $di_G/dt\geq 1\text{ A}/\mu\text{s}$
			5.0 6.0	$T_j=T_{j\max}$ $T_j=25\text{ }^{\circ}\text{C}$	180° half-sine wave; 60 Hz ($t_p=8.3\text{ ms}$); single pulse; $V_D=V_R=0\text{ V}$; Gate pulse: $I_G=2\text{ A}$; $t_{GP}=50\text{ }\mu\text{s}$; $di_G/dt\geq 1\text{ A}/\mu\text{s}$
I^2t	Safety factor	$\text{A}^2\text{s}\cdot 10^3$	100 125	$T_j=T_{j\max}$ $T_j=25\text{ }^{\circ}\text{C}$	180° half-sine wave; 50 Hz ($t_p=10\text{ ms}$); single pulse; $V_D=V_R=0\text{ V}$; Gate pulse: $I_G=2\text{ A}$; $t_{GP}=50\text{ }\mu\text{s}$; $di_G/dt\geq 1\text{ A}/\mu\text{s}$
			125 145	$T_j=T_{j\max}$ $T_j=25\text{ }^{\circ}\text{C}$	180° half-sine wave; 60 Hz ($t_p=8.3\text{ ms}$); single pulse; $V_D=V_R=0\text{ V}$; Gate pulse: $I_G=2\text{ A}$; $t_{GP}=50\text{ }\mu\text{s}$; $di_G/dt\geq 1\text{ A}/\mu\text{s}$
BLOCKING					
V_{DRM}, V_{RRM}	Repetitive peak off-state and Repetitive peak reverse voltages	V	4600–6500	$T_{j\min}<T_j<T_{j\max}$; 180° half-sine wave; 50 Hz; Gate open	
V_{DSM}, V_{RSM}	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	4700–6600	$T_{j\min}<T_j<T_{j\max}$; 180° half-sine wave; 50 Hz;single pulse; Gate open	
V_D, V_R	Direct off-state and Direct reverse voltages	V	$0.75\cdot V_{DRM}$ $0.75\cdot V_{RRM}$	$T_j=T_{j\max}$; Gate open	


TRIGGERING				
I_{FGM}	Peak forward gate current	A	8	$T_j = T_{j\max}$
V_{RGM}	Peak reverse gate voltage	V	5	
P_G	Gate power dissipation	W	4	$T_j = T_{j\max}$ for DC gate current
SWITCHING				
$(di_T/dt)_{crit}$	Critical rate of rise of on-state current non-repetitive (f=1 Hz)	A/ μ s	500	$T_j = T_{j\max}$; $V_D = 0.67V_{DRM}$; $I_{TM} = 2 I_{TAV}$; Gate pulse: $I_G = 2$ A; $t_{GP} = 50 \mu$ s; $di_G/dt \geq 1$ A/ μ s
THERMAL				
T_{stg}	Storage temperature	$^{\circ}$ C	-60 – 125	
T_j	Operating junction temperature	$^{\circ}$ C	-60 – 125	
MECHANICAL				
F	Mounting force	kN	14.0 – 16.0	
a	Acceleration	m/s ²	50 100	Device unclamped Device clamped

CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions	
ON-STATE					
V_{TM}	Peak on-state voltage, max	V	2.90	$T_j=25\text{ }^{\circ}\text{C}$; $I_{TM}=785\text{ A}$	
$V_{T(TO)}$	On-state threshold voltage, max	V	1.15	$T_j=T_{j\text{ max}}$; $0.5\pi I_{TAV} < I_T < 1.5\pi I_{TAV}$	
r_T	On-state slope resistance, max	mΩ	2.520		
I_L	Latching current, max	mA	700	$T_j=25\text{ }^{\circ}\text{C}$; $V_D=12\text{ V}$; Gate pulse: $I_G=2\text{ A}$; $t_{GP}=50\text{ }\mu\text{S}$; $di_G/dt\geq 1\text{ A}/\mu\text{S}$	
I_H	Holding current, max	mA	300	$T_j=25\text{ }^{\circ}\text{C}$; $V_D=12\text{ V}$; Gate open	
BLOCKING					
I_{DRM} , I_{RRM}	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	150	$T_j=T_{j\text{ max}}$; $V_D=V_{DRM}$; $V_R=V_{RRM}$	
$(dv_D/dt)_{crit}$	Critical rate of rise of off-state voltage ¹⁾ , min	V/ μS	1000	$T_j=T_{j\text{ max}}$; $V_D=0.67\cdot V_{DRM}$; Gate open	
TRIGGERING					
V_{GT}	Gate trigger direct voltage, max	V	2.50 2.00	$T_j=25\text{ }^{\circ}\text{C}$ $T_j=T_{j\text{ max}}$	$V_D=12\text{ V}$; $I_D=3\text{ A}$; Direct gate current
I_{GT}	Gate trigger direct current, max	mA	300 200	$T_j=25\text{ }^{\circ}\text{C}$ $T_j=T_{j\text{ max}}$	
V_{GD}	Gate non-trigger direct voltage, min	V	0.35	$T_j=T_{j\text{ max}}$; $V_D=0.67\cdot V_{DRM}$; Direct gate current	
I_{GD}	Gate non-trigger direct current, min	mA	15.00		
SWITCHING					
t_{gd}	Delay time	μS	4.00	$T_j=25\text{ }^{\circ}\text{C}$; $V_D=0.4\cdot V_{DRM}$; $I_{TM}=I_{TAV}$; Gate pulse: $I_G=2\text{ A}$; $t_{GP}=50\text{ }\mu\text{S}$; $di_G/dt\geq 1\text{ A}/\mu\text{S}$	
t_q	Turn-off time ²⁾ , max	μS	630	$dv_D/dt=50\text{ V}/\mu\text{S}$; $T_j=T_{j\text{ max}}$; $I_{TM}=1000\text{ A}$; $di_R/dt=-10\text{ A}/\mu\text{S}$; $V_R=100\text{ V}$; $V_D=2000\text{ V}$	
Q_{rr}	Total recovered charge, max	μC	3500	$T_j=T_{j\text{ max}}$; $I_{TM}=1000\text{ A}$; $di_R/dt=-5\text{ A}/\mu\text{S}$; $V_R=100\text{ V}$	
t_{rr}	Reverse recovery time, typ	μS	50		
I_{rrM}	Peak reverse recovery current, max	A	140		

THERMAL					
R _{thjc}	Thermal resistance, junction to case, max	°C/W	0.0350	Direct current	Double side cooled
R _{thjc-A}			0.0770		Anode side cooled
R _{thjc-K}			0.0630		Cathode side cooled
R _{thck}	Thermal resistance, case to heatsink, max	°C/W	0.0060	Direct current	
MECHANICAL					
w	Weight, typ	g	280		
D _s	Surface creepage distance	mm (inch)	27.60 (1.087)		
D _a	Air strike distance	mm (inch)	16.00 (0.630)		

OVERALL DIMENSIONS



KT40

All dimensions in millimeters




Fig 1 – On-state characteristics of Limit device

Analytical function for On-state characteristic:

$$V_T = A + B \cdot i_T + C \cdot \ln(i_T + 1) + D \cdot \sqrt{i_T}$$

	Coefficients for max curves	
	$T_J = 25^\circ\text{C}$	$T_J = T_{J\text{max}}$
A	1.100009	0.947147
B	1.839506	2.342629
C	-0.218225	-0.291455
D	0.318651	0.425581

On-state characteristic model (see Fig. 1)




Fig 2 – Transient thermal impedance

Analytical function for Transient thermal impedance junction to case Z_{thjc} for DC:

$$Z_{thjc} = \sum_{i=1}^n R_i \left(1 - e^{-\frac{t}{\tau_i}} \right)$$

Where $i = 1$ to n , n is the number of terms in the series.

t = Duration of heating pulse in seconds.

Z_{thjc} = Thermal resistance at time t .

R_i = Amplitude of p_{th} term.

τ_i = Time constant of r_{th} term.

DC Double side cooled

i	1	2	3	4	5	6
R_i , K/W	0.00002007	0.01412	0.01797	0.0007764	0.00193	0.0001844
τ_i , s	4.957	0.9362	0.09335	0.04227	0.001702	0.0002492

DC Cathode side cooled

i	1	2	3	4	5	6
R_i , K/W	0.02781	0.0007698	0.01797	0.001931	0.000209	0.01416
τ_i , s	9.752	0.186	0.08881	0.001757	0.0002747	1.004

DC Anode side cooled

i	1	2	3	4	5	6
R_i , K/W	0.04173	0.01173	0.01847	0.001981	0.0001722	0.002719
τ_i , s	9.751	1.085	0.09044	0.00175	0.0001916	0.791

Transient thermal impedance junction to case Z_{thjc} model (see Fig. 2)




Fig 3 – Gate characteristics – Trigger limits




Fig 4 - Gate characteristics –Power curves




Fig 5 – Total recovered charge, Q_{rr-i} (integral)




Fig 6 - Recovered charge, Q_{rr} (linear)




Fig 7 – Peak reverse recovery current, I_{rm}




Fig 8 – Maximum recovery time, t_{rr} (linear)




Fig 9 – On-state power loss (sinusoidal current waveforms)




Fig 10 – On-state power loss (rectangular current waveforms)




Fig 11 – Maximum case temperature DSC (sinusoidal current waveforms)




Fig 12 – Maximum case temperature DSC (rectangular current waveforms)




Fig 13 – Maximum surge and I^2t ratings




Fig 14 – Maximum surge ratings