



High-end Power Semiconductor Manufacturer

KP1600A 3500V-4400V Phase Control Thyristor

- High power cycling capability
- Low on-state and switching losses
- Designed for traction and industrial applications



Mean on-state current	I_{TAV}	1600 A		
Repetitive peak off-state voltage	V_{DRM}	3500 – 4400 V		
Repetitive peak reverse voltage	V_{RRM}			
Turn-off time	t_q	500 μ s		
V_{DRM}, V_{RRM}, V	3500	4000	4200	4400
Voltage code	35	40	42	44
$T_j, ^\circ C$		– 60 – 125		

MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions	
ON-STATE					
I_{TAV}	Mean on-state current	A	1600	$T_c=85^\circ C$, Double side cooled 180° half-sine wave; 50 Hz	
I_{TRMS}	RMS on-state current	A	2512	$T_c=85^\circ C$, Double side cooled 180° half-sine wave; 50 Hz	
I_{TSM}	Surge on-state current	kA	39.0	$T_j=T_{j \max}$	180° half-sine wave; 50 Hz ($t_p=10$ ms); single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$; $V_G=20$ V; $t_{GP}=500$ μ s; $di_G/dt=1$ A/ μ s
			45.0	$T_j=25^\circ C$	
I^2t	Safety factor	A^2s	41.0	$T_j=T_{j \max}$	180° half-sine wave; 60 Hz ($t_p=8.3$ ms); single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$; $V_G=20$ V; $t_{GP}=500$ μ s; $di_G/dt=1$ A/ μ s
			47.0	$T_j=25^\circ C$	
			7.605 $\times 10^6$	$T_j=T_{j \max}$	180° half-sine wave; 50 Hz ($t_p=10$ ms); single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$; $V_G=20$ V; $t_{GP}=500$ μ s; $di_G/dt=1$ A/ μ s
			10.125 $\times 10^6$	$T_j=25^\circ C$	
			6.975 $\times 10^6$	$T_j=T_{j \max}$	180° half-sine wave; 60 Hz ($t_p=8.3$ ms); single pulse; $V_D=V_R=0$ V; Gate pulse: $I_G=I_{FGM}$; $V_G=20$ V; $t_{GP}=500$ μ s; $di_G/dt=1$ A/ μ s
			9.165 $\times 10^6$	$T_j=25^\circ C$	
BLOCKING					
V_{DRM}, V_{RRM}	Repetitive peak off-state and Repetitive peak reverse voltages	V	3500–4400	$T_{j \min} < T_j < T_{j \max}$ 180° half-sine wave; 50 Hz; Gate open	
V_{DSM}, V_{RSM}	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	3600–4500	$T_{j \min} < T_j < T_{j \max}$ 180° half-sine wave; 50 Hz; single pulse; Gate open	
V_D, V_R	Direct off-state and Direct reverse voltages	V	0.75 $\cdot V_{DRM}$ 0.75 $\cdot V_{RRM}$	$T_j=T_{j \max}$ Gate open	


TRIGGERING				
P _{GM}	Peak forward gate power	W	40	T _j =T _j max
V _{RGM}	Peak reverse gate voltage	V	5	
P _G	Gate power dissipation	W	5	T _j =T _j max for DC gate current
SWITCHING				
(di _T /dt) _{crit}	Critical rate of rise of on-state current non-repetitive (f=1 Hz)	A/μs	800	T _j =T _j max; V _D =0.67·V _{DRM} ; I _{TM} =2 I _{TAV} ; Gate pulse: I _G =I _{FGM} ; V _G =20 V; t _{GP} =500 μs; di _G /dt=1 A/μs
THERMAL				
T _{stg}	Storage temperature	°C	-60 – 125	
T _j	Operating junction temperature	°C	-60 – 125	
MECHANICAL				
F	Mounting force	kN	40.0 – 50.0	
a	Acceleration	m/s ²	50 100	Device unclamped Device clamped

CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions		
ON-STATE						
V _{TM}	Peak on-state voltage, max	V	2.15	T _j =25 °C; I _{TM} =5024 A		
V _{T(TO)}	On-state threshold voltage, max	V	1.20	T _j =T _j max; 0.5 π I _{TAV} < I _T < 1.5 π I _{TAV}		
r _T	On-state slope resistance, max	mΩ	0.250			
I _L	Latching current, max	mA	10000	T _j =25 °C; V _D =12 V; Gate pulse: I _G =I _{FGM} ; V _G =20 V; t _{GP} =500 μs; di _G /dt=1 A/μs		
I _H	Holding current, max	mA	1000	T _j =25 °C; V _D =12 V; Gate open		
BLOCKING						
I _{DRM} , I _{RRM}	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	300	T _j =T _j max; V _D =V _{DRM} ; V _R =V _{RRM}		
(dv _D /dt) _{crit}	Critical rate of rise of off-state voltage ¹⁾ , min	V/μs	1000	T _j =T _j max; V _D =0.67·V _{DRM} ; Gate open		
TRIGGERING						
V _{GT}	Gate trigger direct voltage, max	V	3.00 2.00	T _j =25 °C T _j = T _j max	V _D =12 V; I _D =3 A; Direct gate current	
I _{GT}	Gate trigger direct current, max	mA	300 200	T _j = 25 °C T _j = T _j max		
V _{GD}	Gate non-trigger direct voltage, min	V	0.35	T _j =T _j max; V _D =0.67·V _{DRM} ;		
I _{GD}	Gate non-trigger direct current, min	mA	15.0	Direct gate current		
SWITCHING						
t _{gd}	Delay time	μs	3.00	T _j =25 °C; V _D =0.4·V _{DRM} ; I _{TM} =I _{TAV} ; Gate pulse: I _G =I _{FGM} ; V _G =20 V; t _{GP} =500 μs; di _G /dt=1 A/μs		
t _q	Turn-off time ²⁾ , max	μs	500	dv _D /dt=50 V/μs; T _j =T _j max; I _{TM} = 1600 A; di _R /dt=-10 A/μs; V _R =100V; V _D =0.67·V _{DRM}		
Q _{rr}	Total recovered charge, max	μC	5000	T _j =T _j max; I _{TM} = 1600 A ; di _R /dt=-5 A/μs ; V _R =100 V		
t _{rr}	Reverse recovery time, max	μs	63			
I _{rrM}	Peak reverse recovery current, max	A	160			

THERMAL					
R_{thjc}	Thermal resistance, junction to case, max	$^{\circ}\text{C}/\text{W}$	0.0085	Direct current	Double side cooled
R_{thjc-A}			0.0187		Anode side cooled
R_{thjc-K}			0.0153		Cathode side cooled
R_{thck}	Thermal resistance, case to heatsink, max	$^{\circ}\text{C}/\text{W}$	0.0020	Direct current	
MECHANICAL					
w	Weight, typ	g	1500		
D_s	Surface creepage distance	mm (inch)	36.60 (1.441)		
D_a	Air strike distance	mm (inch)	16.20 (0.638)		

OVERALL DIMENSIONS



KT80

All dimensions in millimeters




Fig 1 – On-state characteristics of Limit device

Analytical function for On-state characteristic:

$$V_T = A + B \cdot i_T + C \cdot \ln(i_T + 1) + D \cdot \sqrt{i_T}$$

	Coefficients for max curves	
	T _J = 25°C	T _J = T _{J max}
A	1.259909	0.927342
B	0.086589	0.168048
C	-0.206887	-0.276312
D	0.324522	0.433423

On-state characteristic model (see Fig. 1)




Fig 2 – Transient thermal impedance

Analytical function for Transient thermal impedance junction to case Z_{thjc} for DC:

$$Z_{thjc} = \sum_{i=1}^n R_i \left(1 - e^{-\frac{t}{\tau_i}} \right)$$

Where $i = 1$ to n , n is the number of terms in the series.

t = Duration of heating pulse in seconds.

Z_{thjc} = Thermal resistance at time t .

R_i = Amplitude of p_{th} term.

τ_i = Time constant of r_{th} term.

DC Double side cooled

i	1	2	3	4	5	6
R_i , K/W	0.00007989	0.002973	0.0005936	0.000846	0.00005975	0.003948
τ_i , s	1.688	0.06219	0.002329	0.138	0.0003243	0.9533

DC Anode side cooled

i	1	2	3	4	5	6
R_i , K/W	0.01013	0.004062	0.0009401	0.002853	0.0005963	0.00005641
τ_i , s	9.747	1.058	0.1304	0.06179	0.002313	0.0003013

DC Cathode side cooled

i	1	2	3	4	5	6
R_i , K/W	0.006619	0.004034	0.0008595	0.002956	0.0005965	0.00005689
τ_i , s	9.744	1.025	0.1394	0.06237	0.002318	0.0003037

Transient thermal impedance junction to case Z_{thjc} model (see Fig. 2)




Fig 3 – Gate characteristics – Trigger limits




Fig 4 - Gate characteristics – Power curves




Fig 5 – Total recovered charge, $Q_{rr,i}$ (integral)




Fig 6 - Recovered charge, Q_{rr} (linear)




Fig 7 – Peak reverse recovery current, I_{rm}




Fig 8 – Maximum recovery time, t_{rr} (linear)




Fig 9 – On-state power loss (sinusoidal current waveforms)




Fig 10 – On-state power loss (rectangular current waveforms)




Fig 11 – Maximum case temperature DSC (sinusoidal current waveforms)




Fig 12 – Maximum case temperature DSC (rectangular current waveforms)




Fig 13 – Maximum surge and I^2t ratings




Fig 14 – Maximum surge ratings