



High-end Power Semiconductor Manufacturer

# KP500A 400V-800V Phase Control Thyristor

- High power cycling capability
- Low on-state and switching losses
- Designed for traction and industrial applications



Mean on-state current	I <sub>TAV</sub>	500 A			
Repetitive peak off-state voltage	V <sub>DRM</sub>	400 – 800 V			
Repetitive peak reverse voltage	V <sub>RRM</sub>				
Turn-off time	t <sub>q</sub>	80 µs			
V <sub>DRM</sub> , V <sub>RRM</sub> , V	400	500	600	700	800
Voltage code	4	5	6	7	8
T <sub>j</sub> , °C			-60 – 150		

## MAXIMUM ALLOWABLE RATINGS

Symbols and parameters		Units	Values	Test conditions	
<b>ON-STATE</b>					
I <sub>TAV</sub>	Mean on-state current	A	500	T <sub>c</sub> =85 °C, Double side cooled 180° half-sine wave; 50 Hz	
I <sub>TRMS</sub>	RMS on-state current	A	785	T <sub>c</sub> =85 °C, Double side cooled 180° half-sine wave; 50 Hz	
I <sub>TSM</sub>	Surge on-state current	kA	6.0 6.9	T <sub>j</sub> =T <sub>j max</sub> T <sub>j</sub> =25 °C	180° half-sine wave; 50 Hz (t <sub>p</sub> =10 ms); single pulse; V <sub>D</sub> =V <sub>R</sub> =0 V; Gate pulse: I <sub>G</sub> =2 A; t <sub>GP</sub> =50 µs; di <sub>G</sub> /dt≥1 A/µs
			7.0 8.1	T <sub>j</sub> =T <sub>j max</sub> T <sub>j</sub> =25 °C	180° half-sine wave; 60 Hz (t <sub>p</sub> =8.3 ms); single pulse; V <sub>D</sub> =V <sub>R</sub> =0 V; Gate pulse: I <sub>G</sub> =2 A; t <sub>GP</sub> =50 µs; di <sub>G</sub> /dt≥1 A/µs
I <sup>2</sup> t	Safety factor	A <sup>2</sup> s·10 <sup>3</sup>	180 235	T <sub>j</sub> =T <sub>j max</sub> T <sub>j</sub> =25 °C	180° half-sine wave; 50 Hz (t <sub>p</sub> =10 ms); single pulse; V <sub>D</sub> =V <sub>R</sub> =0 V; Gate pulse: I <sub>G</sub> =2 A; t <sub>GP</sub> =50 µs; di <sub>G</sub> /dt≥1 A/µs
			200 270	T <sub>j</sub> =T <sub>j max</sub> T <sub>j</sub> =25 °C	180° half-sine wave; 60 Hz (t <sub>p</sub> =8.3 ms); single pulse; V <sub>D</sub> =V <sub>R</sub> =0 V; Gate pulse: I <sub>G</sub> =2 A; t <sub>GP</sub> =50 µs; di <sub>G</sub> /dt≥1 A/µs
<b>BLOCKING</b>					
V <sub>DRM</sub> , V <sub>RRM</sub>	Repetitive peak off-state and Repetitive peak reverse voltages	V	400–800	T <sub>j min</sub> < T <sub>j </sub> <T <sub>j max</sub> ; 180° half-sine wave; 50 Hz; Gate open	
V <sub>DSM</sub> , V <sub>RSM</sub>	Non-repetitive peak off-state and Non-repetitive peak reverse voltages	V	500–900	T <sub>j min</sub> < T <sub>j </sub> <T <sub>j max</sub> ; 180° half-sine wave; 50 Hz;single pulse; Gate open	
V <sub>D</sub> , V <sub>R</sub>	Direct off-state and Direct reverse voltages	V	0.75·V <sub>DRM</sub> 0.75·V <sub>RRM</sub>	T <sub>j</sub> =T <sub>j max</sub> ; Gate open	


TRIGGERING				
$I_{FGM}$	Peak forward gate current	A	5	$T_j=T_{j \max}$
$V_{RGM}$	Peak reverse gate voltage	V	5	
$P_G$	Gate power dissipation	W	3	$T_j=T_{j \max}$ for DC gate current
SWITCHING				
$(di_T/dt)_{crit}$	Critical rate of rise of on-state current non-repetitive ( $f=1$ Hz)	$A/\mu s$	250	$T_j=T_{j \max}; V_D=0.67V_{DRM}; I_{TM}=2 I_{TAV};$ Gate pulse: $I_G=2$ A; $t_{GP}=50 \mu s$ ; $di_G/dt \geq 1 A/\mu s$
THERMAL				
$T_{stg}$	Storage temperature	$^{\circ}C$	-60 – 150	
$T_j$	Operating junction temperature	$^{\circ}C$	-60 – 150	
MECHANICAL				
F	Mounting force	kN	5.0 – 7.0	
a	Acceleration	$m/s^2$	50 100	Device unclamped Device clamped

### CHARACTERISTICS

Symbols and parameters		Units	Values	Conditions		
<b>ON-STATE</b>						
$V_{TM}$	Peak on-state voltage, max	V	1.75	$T_j=25 ^{\circ}C; I_{TM}=1570$ A		
$V_{T(TO)}$	On-state threshold voltage, max	V	0.85	$T_j=T_{j \max};$		
$r_T$	On-state slope resistance, max	$m\Omega$	0.510	$0.5 \pi I_{TAV} < I_T < 1.5 \pi I_{TAV}$		
$I_L$	Latching current, max	mA	500	$T_j=25 ^{\circ}C; V_D=12$ V; Gate pulse: $I_G=2$ A; $t_{GP}=50 \mu s$ ; $di_G/dt \geq 1 A/\mu s$		
$I_H$	Holding current, max	mA	250	$T_j=25 ^{\circ}C;$ $V_D=12$ V; Gate open		
<b>BLOCKING</b>						
$I_{DRM}, I_{RRM}$	Repetitive peak off-state and Repetitive peak reverse currents, max	mA	50	$T_j=T_{j \max};$ $V_D=V_{DRM}; V_R=V_{RRM}$		
$(dv_D/dt)_{crit}$	Critical rate of rise of off-state voltage <sup>1)</sup> , min	$V/\mu s$	1000	$T_j=T_{j \max};$ $V_D=0.67V_{DRM}$ ; Gate open		
<b>TRIGGERING</b>						
$V_{GT}$	Gate trigger direct voltage, max	V	2.50 2.00	$T_j=25 ^{\circ}C$ $T_j=T_{j \max}$	$V_D=12$ V; $I_D=3$ A; Direct gate current	
$I_{GT}$	Gate trigger direct current, max	mA	250 200	$T_j=25 ^{\circ}C$ $T_j=T_{j \max}$		
$V_{GD}$	Gate non-trigger direct voltage, min	V	0.25	$T_j=T_{j \max};$ $V_D=0.67V_{DRM}$ ;		
$I_{GD}$	Gate non-trigger direct current, min	mA	10.00	Direct gate current		
<b>SWITCHING</b>						
$t_{gd}$	Delay time	$\mu s$	1.60	$T_j=25 ^{\circ}C; V_D=0.4V_{DRM}; I_{TM}=I_{TAV};$ Gate pulse: $I_G=2$ A; $t_{GP}=50 \mu s$ ; $di_G/dt \geq 1 A/\mu s$		
$t_q$	Turn-off time <sup>2)</sup> , max	$\mu s$	80	$dv_D/dt=50 V/\mu s; T_j=T_{j \max}; I_{TM}=I_{TAV};$ $di_R/dt=-10 A/\mu s; V_R=100V;$ $V_D=0.67V_{DRM}$		

<b>THERMAL</b>					
$R_{thjc}$	Thermal resistance, junction to case, max	$^{\circ}\text{C}/\text{W}$	0.070	Direct current	Double side cooled
$R_{thjc-A}$			0.154		Anode side cooled
$R_{thjc-K}$			0.126		Cathode side cooled
$R_{thck}$	Thermal resistance, case to heatsink, max	$^{\circ}\text{C}/\text{W}$	0.010	Direct current	
<b>MECHANICAL</b>					
w	Weight, typ	g	70		
$D_s$	Surface creepage distance	mm (inch)	7.94 (0.313)		
$D_a$	Air strike distance	mm (inch)	5.00 (0.197)		

**OVERALL DIMENSIONS**



All dimensions in millimeters